ABSTRACT A low-noise, low-power, chopper-stabilized, current-feedback instrumentation amplifier (CFIA) for bio-potential signal acquisition applications is presented. The proposed design includes an ac-coupled chopper-stabilized CFIA to reduce 1/f noise. It also has a switched-capacitor integrator to reduce the input offset and provide a high-pass filter. The proposed amplifier is designed using a Samsung 0.13-µm CMOS process. The CFIA shows an rms input referred noise voltage of 0.75 µV within a bandwidth of 0.01-100 Hz, a common-mode rejection ratio of 125 dB, and total power dissipation of 2.3 µW at a power supply voltage of 1 V.
I. INTRODUCTION
There have been increasing efforts to develop wearable devices for human machine interface (HMI) applications. It is essential that wearable devices be able to collect bio-potential signals accurately without signal loss or noise interference. Bio-potential signals are typically located in low frequency ranges and have a very small amplitude, and thus they are vulnerable to low-frequency noise [1] . The 1/f noise from a neural signal amplifier in wearable devices is a major source of low-frequency noise, so the design of the neural signal amplifier needs to be able to reduce the 1/f noise. The 1/f noise can be reduced by using noise reduction techniques, including chopper stabilization (CHS) and autozeroing. The CHS technique is preferred because it has better noise performance [2] . In addition, the design of the neural signal amplifier requires a high common-mode rejection ratio (CMRR) and effective DC offset cancellation because there exist common-mode interference and electrode offset generated from the bio-potential signal measurement [3] . An instrumentation amplifier (IA) is one of the candidates for implementation of a neural signal amplifier for its advantages: a high open-loop gain, high CMRR, and very high input impedance. Compared with a voltage-feedback IA, a current-feedback instrumentation amplifier (CFIA) has the advantages of a high CMRR and low power consumption [4] .
Various types of IAs for bio-potential measurements have been reported [5] - [13] . The IA reported in [6] and [7] used a capacitive feedback network and chopper modulation method with a DC servo loop for 1/f noise reduction, but it required a very large capacitor array, which significantly increased its die area [6] . The IA reported in [8] and [9] employed a chopper implemented inside of the feedback loop and thus suffered from CMRR reduction. The IA reported in [10] and [11] overcame the CMRR reduction problem with an input impedance boosting loop that added the expense of extra circuitry.
This paper presents an AC-coupled CFIA that utilizes the chopper modulation technique to improve low-frequency noise performance. The CFIA employs a switchedcapacitor (SC) integrator to provide a high-pass filter (HPF) and offset reduction. The proposed CFIA does not suffer from CMRR degradation due a feedback capacitor mismatch because a capacitive feedback network used for implementation of the HPF is not used [10] .
II. CIRCUIT EXPLANATION
The schematic of the proposed CFIA architecture is shown in Fig. 1 . The proposed CFIA has an AC-coupled input and switched-capacitor (SC) integrator. The AC-coupling provides rail-to-rail sensing ability, high-gain accuracy, and DC offset cancellation. Input capacitor C in and compensation capacitance C c are 20 pF and 500 fF, respectively. R in is implemented using a pseudo-resistor. The PMOS pseudoresistor provides a large equivalent resistance value while it occupies a smaller area [5] . The chopper stabilization technique is adopted to reduce 1/f noise [2] . Chopper modulations are placed at the first stage, feedback stage, second stage, and inside of the SC integrator loop. Rectangular clock pulses for the chopper modulators (chopping frequency of 10 kHz) and the SC integrator (integration frequency of 1 kHz) were supplied using an external function generator (Agilent 33250A Function/Arbitrary Waveform Generator). Not only does the chopper modulation reduce the 1/f noise, but it also prevents CMRR reduction due to the mismatch of the input coupling and the compensation capacitors. There is no need to use feedback capacitors to set the amplifier gain [5] - [13] because they may degrade the CMRR due to their mismatch. The transfer function of the CFIA is given by
where G m1 is the transconductance of the input stage, G mf is the transconductance of the feedback stage, C C is the compensation capacitor, C INT is the capacitance of the SC integrator, and R SW is the equivalent resistance of the SC network. Note that R 21 = R 22 = R 2 . The midband gain of the amplifier is determined as
To improve the amplifier gain accuracy, G m1 and G mf are matched. As a result, the effective midband gain is determined only by the ratio of resistors R 1 , R 21 , and R 22 . R 21 and R 22 are implemented using a pseudo-resistor and R 1 is implemented using a polysilicon. The PMOS pseudo-resistors can provide a large equivalent resistance value while they occupy a smaller area [5] . C c is a Miller compensation capacitor, which helps to filter out the chopped offset of the input stage [4] . A cascoded input stage is adopted to increase the CMRR. To minimize 1/f noise, PMOS transistors are used as input transistors [5] . The inputreferred noise of the proposed circuit, including thermal and flicker noise components, is calculated as
where µ is the effective mobility of the MOSFET and K F is the process-dependent coefficient of the flicker noise. From (3), a large transconductance g m1 of the input pair and a small g m13 of the current summing part lowers the thermal noise. M 1 -M 4 and M 7 -M 10 have an identical W/L ratio (200/1) and operate in the subthreshold region to achieve a high g m . According to (3), the flicker noise is inversely proportional to the gate width and thus transistors with a large gate width are used. The bias current I bias of the first and feedback stage is 1 µA and that of the second stage is 50 nA. Fig. 3 shows a block diagram of the SC integrator. The SC integrator, along with the second stage, forms an inner DC cancellation loop (DCL) to provide a high-pass filter (HPF). Implementation of the HPF using the SC integrator prevents CMRR degradation caused by the feedback capacitor mismatch used for implementation of the HPF in other IAs [5] , [9] , [10] . The transfer function of the SC integrator loop is derived by the following sequence. The transfer function β(s) of the SC integrator is given by
where A SC is the DC gain of the integrator amplifier, C INT is the capacitance of the SC integrator, and R SW is the equivalent resistance of the SC network. The closed-loop gain (V out /V X ) of the SC integrator loop is expressed as
where A v is the DC gain of the second stage. From (5), it is obvious that the SC integrator loop provides high-pass filtering. The high-pass corner frequency is set by C INT , A SC , A v , and R SW . C SW is chosen to be 100 fF, and C INT is approximately 40 pF. C INT is implemented using a MOS capacitor of a thick oxide NMOS transistor to save area. Fig. 4 shows the layout and photograph of the fabricated CFIA chip. The proposed amplifier is designed and fabricated using the Samsung 0.13 µm CMOS process. Fig. 5 shows the measured differential gain of the amplifier. The measurement results show that the midband gain is 55 dB and the highpass and low-pass corner frequencies are 0.1 Hz and 1.1 kHz, respectively. The bandwidth of the amplifier is determined by g m /A M C L , where A M , g m , and C L are the midband gain of the amplifier, the transconductance of the core amplifier, and the load capacitance, respectively. The low bandwidth of the proposed amplifier compared with those of the other state-of-theart amplifiers is due to a larger midband gain of the proposed amplifier. Fig. 6 presents the measured CMRR of the amplifier. The CMRR in the midband frequency range is estimated to be approximately 125 dB. Fig. 7 shows the measured inputreferred noise voltage spectral density within the bandwidth. The input-referred noise spectral density, measured using the Agilent dynamic signal analyzer 35670A, is 6.5 µV/ √ Hz at a frequency of 10 mHz, and the 1/f noise corner frequency is measured to be approximately 10 Hz without chopper modulation. When chopper modulation is used, the inputnoise spectral density is reduced to 469 nV/ √ Hz (at 10 mHz) and the 1/f noise corner frequency is decreased to below 1 Hz. The rms input-referred noise voltage within a bandwidth of 0.1 Hz-1.1 kHz and 0.01-100 Hz is estimated to be 2.18 and 0.75 µV, respectively. The noise-efficiency-factor (NEF) of the amplifier is 3.8 [5] . Fig. 8 (a) shows the prerecorded EEG signal that was used as input for the proposed amplifier, and Fig. 8(b) shows the amplified EEG signal. Amplification of the EEG signal was carried out under in vitro conditions. Table 1 shows the performance of the proposed CFIA in comparison with other state-of-the-art amplifiers.
III. EXPERIMENT RESULTS

IV. CONCLUSION
This paper presented a low-noise and low-power chopperstabilized CFIA for bio-potential signal acquisition applications. The proposed CFIA includes a SC integrator loop to reject the DC offset and provide a HPF. The proposed CFIA shows a high CMRR because feedback capacitors are not used for implementation of a HPF. The measured midband gain and CMRR are 55 dB and 125 dB, respectively. The integrated input-referred rms noise voltage within the full bandwidth is approximately is 2.18 µV.
